System-Level Leakage Power Estimation Model for ASIC Designs
نویسندگان
چکیده
منابع مشابه
Fast High-level Power Estimation for Control-flow Intensive Designs
In this paper, we present a power estimation technique for control-flow intensive designs that is tailored towards driving iterative high-level synthesis systems, where hundreds of architectural trade-offs are explored and compared. Our method is fast and relatively accurate. The algorithm utilizes the behavioral information to extract branch probabilities, and uses these in conjunction with sw...
متن کاملLeakage Power Estimation in SRAMs
In this paper we propose analytical models for estimating the leakage power in CMOS based SRAM designs. We identify the transistors that contribute to the leakage power in each SRAM sub-circuit as a function of the operation (read/write/idle) on the SRAM and develop parameterized leakage power models in terms of the high level design parameters and transistor widths. The models take number of r...
متن کاملSRAM Leakage-Power Optimization Framework: a System Level Approach
SRAM Leakage-Power Optimization Framework: a System Level Approach
متن کاملA Practical Logic BIST for ASIC Designs
Increasing number of pins or gates in the latest LSI’s requires a lot of testing resources. The conventional scan-based testing requires a costly tester (ATE) equipped with a lot of pin electronics. Since reducing the testing cost is a crucial issue in industry, we have introduced an approach using scan-based logic BIST to solve this problem. The logic BIST has applied to many ASIC design chips...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Advances in Electrical and Electronic Engineering
سال: 2018
ISSN: 1804-3119,1336-1376
DOI: 10.15598/aeee.v16i3.2947